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Abstract
Extracting causal models from observed executions has proved to be an effective approach to analyze
concurrent programs. Most existing causal models are based on happens-before partial orders and/or
Mazurkiewicz traces. Unfortunately, these models are inherently limited in the context of multithreaded
systems, since multithreaded executions are mainly determined by consistency among shared memory
accesses rather than by partial orders or event independence. This paper defines a novel theoretical
foundation for multithreaded executions and a novel causal model, based on memory consistency con-
straints. The proposed model is sound and maximal: (1) all traces consistent with the causal model are
feasible executions of the multithreaded program under analysis; and (2) assuming only the observed
execution and no knowledge about the source code of the program, the proposed model captures more
feasible executions than any other sound causal model. An algorithm to systematically generate all the
feasible executions comprised by maximal causal models is also proposed, which can be used for testing
or model checking of multithreaded system executions. Finally, a specialized submodel of the maximal
one is presented, which gives an efficient and effective solution to on-the-fly datarace detection. This
datarace-focused model, still captures more feasible executions than the existing happens-before-based
approaches.
1 Introduction
Causal models of concurrent program executions allow to identify causally equivalent executions without re-
running the underlying program and have been widely used in program analysis, e.g., to detect concurrency
errors or to reduce the complexity of verification. Many causal models for multithreaded systems have
been proposed, most of them inspired from related work on distributed systems [17] or on trace theories
[20]. These models are usually defined by means of a causal partial order on the observed events; however,
multithreaded systems executions are mainly determined by consistency among shared memory accesses
rather than by partial orders or independence among events, limiting the effectiveness of existing causal
models.
Contributions. Our first contribution is a novel causal model for multithreaded systems, based on an
axiomatization of sequentially consistent memory. The proposed model is sound and maximal (or complete),
thus putting an end to the quest for universally ”better”causal models1. Several case studies are investigated:
(1) the usual happens-before causality is subsumed by our models; (2) our models can be applied directly
on executable definitions of programming languages—we show that the semantics of a multithreaded lan-
guage satisfies the axioms; (3) our maximal causal models also subsume (and thus leverage) rather complex
causalities encountered in the literature, such as sliced causality2. The proposed causal model is practical.
1The problem of devising algorithmically ”better” representations of causal models for particular properties of interest such
as for dataraces or atomicity, will probably always be open.
2Sliced causality [4] filters irrelevant events using static (control, data, and aliasing) information about the monitored
program.
1
Thread 1 Thread 2
e1:(1, acquire, l)
e2:(1,write, x, 1)
e3:(1, release, l)
e4:(1,write, y, 1)
e5:(1, acquire, l)
e6:(1,write, x, 1)
e7:(1, release, l) ‖
(a)
e8:(2, acquire, l)
e9:(2, read, x, 1)
e10:(2,write, y, 2)
e11:(2, release, l)
Thread 1 Thread 2
acquire(l);
x := 1;
release(l);
y := 1;
acquire(l);
x := 1;
release(l); ‖
(b)
acquire(l);
if (x > 0)
then y := 2;
release(l);
Figure 1: Example trace and a program generating it.
Our second contribution is an algorithmic characterization of the maximal model: given an observed trace,
this algorithm systematically explores all its causally equivalent feasible traces, so it can be used for model-
checking executions. Our third contribution regards the on-the-fly detection of dataraces. A specialized
submodel of the maximal one is defined and shown to have more coverage than other existing on-the-fly
sound techniques. These algorithms have been implemented and experimented with in the context of Java.
Motivating Example. Figure 1(a) shows a two-threaded trace, e1e2e3e4e5e6e7e8e9e10e11. An event is
a tuple of attributes: the id of the thread, the type of event, the subject (memory location or lock), and
possibly a value (if event type is write or read); e1 is an acquire of lock l by thread 1; e2, also by thread 1,
is a write of x with value 1. A general and rigorous definition of events is given in Section 2. Figure 1(b)
shows a program that could generate the trace in Figure 1(a). This is obviously not the only program that
can generate that; e.g., an alternative way to generate e9 and e10 is to replace the conditional in Thread 2
by y := x + 1. This trace exhibits a datarace on y in any program whose execution might have produced
it: two writes of y, namely e4 and e10, can occur next to each other in another execution of the program: if
Thread 1 stops between e3 and e4, Thread 2 may continue to run until e10 is observed, since the read in e9
will still get the value 1 (this time written by e2), and then Thread 1 may awake to generate e4.
However, no existing (sound) causal model can detect this race. Happens-before based models [3, 22, 28]
enforce a dependency between the release of lock l and the subsequent acquire of l and thus conclude that e8
always happens after e7. Locksets approaches [27], may detect this bug but they are unsound (produce false
alarms). More recent hybrid lockset-happens-before models [24], or relaxed happens-before models [30], allow
one to permute synchronized blocks in different threads, e.g., e5e6e7 and e8e9e10e11, but enforce at least the
read-after-write dependency (a read should always follow the latest write event of the same variable). Hence,
in Figure 1, these models claim that e9 always happens after e6, leading to a total order among events.
Our approach is based on sequential consistency of traces, formally defined in Section 2. Intuitively, a
multithreaded trace is sequentially consistent if it satisfies the following: (1) every read of a variable has the
same value as the latest write of the variable (but does not necessarily depend upon the latest write event!);
and (2) no two threads hold the same lock at the same time in the trace. Given a multithreaded execution
trace, any sequentially consistent interleaving of the trace’s events is a feasible trace, i.e., one that can be
generated by some execution of any program generating the given trace. This way, one can correctly infer
other feasible executions of a multithreaded program from an observed execution trace without running the
program again.
For example, τ=e1e2e3e8e9e4e10e11e5e6e7 is a sequentially consistent interleaving of the trace in Figure
1 (a), so τ is a feasible trace of the observed program; moreover, τ exhibits the race between e4 and e10. On
the other hand, the consistency requirements prevent a trace obtained by replacing e2 by e′2 = (1,write, x, 0)
from being permuted in any order which would exhibit e4 next to e10 (since the read of x at e9 might guard
2
the write of x at e10, like in Figure 1(b)); therefore, no false alarm is reported. In fact, our model checking
algorithm (Section 3) run on the trace in Figure 1(a) can infer 6 other feasible proper traces (none is a prefix
of another), as opposed to none if using a happens-before model.
Since the model we associate to a trace comprises all traces which can be inferred from that trace using the
memory model axioms, we can rightfully claim it is the maximal model. Interestingly, maximal-causal-model
equivalent executions may not lead to the same state when they terminate, as enforced by happens-before
models: it may be the case that one execution ends with y holding value 2 (e.g., the trace in Figure 1(a)),
while an equivalent one, with y holding 1 (e.g., trace e1e2e3e8e9e10e4e11e5e6e7). Our maximal model also
comprises feasible traces with different events than in the observed one, e.g., trace (2, acquire, l) (2, read, x, 0).
This trace is maximal w.r.t the original trace, in the sense that it cannot be continued, because: (1) the value
read for x is different than the one in the original execution, which is perfectly fine as long as we know the
last value held by x, but, after this event, the second thread cannot soundly be continued as in the original
execution; and (2) the lock l being acquired by the second thread, the first thread is also prevented from
advancing, since its first operation would require acquiring l. The reason for which one cannot continue a
thread once a read having a different value than in the original execution is inferred is because the value
read could be used in evaluating the condition of a control statement (as it indeed happens in Figure 1), in
which case, a different value read can lead to a different path chosen to continue that thread.
Comparison with Past Work. There has been a considerable amount of research on models and tech-
niques to abstract executions for the purpose of inferring causally equivalent executions satisfying/violating
particular but important properties, such as dataraces or atomicity/serializability [2, 3, 6, 9, 13, 14, 16, 24,
26–30, 32]. All sound approaches are based on some causal model, usually defined by means of a happens-
before causal partial order among the events observed during an execution. Our approach is closest in spirit
to [22], which proposes an axiomatization of a happens-before causal order between memory accesses and
semaphore operations, and uses that to detect anomalies which could have occurred under equivalent (by the
axioms) permutations of the observed execution. An important aim of their work, and ours, is soundness,
that is, lack of false alarms. As discussed above, we choose to directly axiomatize the memory model and
show that our causal model is more general than the happens-before (and any other) causality.
Our theory of multithreaded traces serves as an alternative to Mazurkiewicz traces [7, 20] in the context
of multithreaded systems, where a blind instance of it would not capture the intended notion of causal
equivalence of traces. Indeed, Mazurkiewicz traces build upon a basic binary relation of independence
on events: two traces are causally equivalent iff they differ by permuting consecutive independent events.
Obvious dependent events in the context of multithreaded systems are, for example, two accesses to the
same shared variable when at least one of the accesses is a write, or two acquire / release events of the
same lock. While instantiating the Mazurkiewicz trace theory with the above dependence relation leads
to a sound notion of causal equivalence (yielding precisely the equivalence classes of the happens-before
causal model), that causal equivalence might be too strong, that is, would lead to equivalence classes that
are smaller than could/should be. Indeed, as shown in the sequel, one can safely allow atomic permutations
of non-contiguous cross-thread blocks of events starting with a write of a shared variable and containing
precisely all the reads of the written location, and in some cases also permutations of lock-protected blocks
(assuming no write/read atomic block is causally broken). The notion of two-event-independence underlying
the theory of Mazurkiewicz traces is too coarse-grained to capture the maximal causal equivalence class in
the context of multithreaded systems.
The approaches presented above infer equivalent executions by just analyzing the trace, without knowl-
edge about the program generating it. Another interesting and productive line of research attempts to use
information about the actual program code to either statically detect potential bad behaviors [11, 21], or
to use information about the program and about the property to be checked to further relax the models
of an execution [4, 10, 23]. Purely static analysis approaches have to overcome unavoidable undecidability
aspects, and typically give up soundness to increase coverage. Dynamic techniques may use static knowledge
to enhance their analysis capabilities, so, having underlying models as relaxed as possible is also crucial for
them. Our paper is complementary to these approaches: our goal is to establish a rigorous foundation on
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(A)  Consistent trace
acquire(s)
acquire(s)
acquire(s)
release(s)
release(s)
write(x,v)
read(x,v)
value read is last value w
ritten
release(s)
acquire(s)
acquire(s)
wrong acquire:
resource  s
unavailable
(B)  Feasible executions of a system
Prefix closeness:
the prefix of a feasible trace 
is feasible, so feasible traces 
of a system form a forest
Thread determinism:
non‐determinism due only 
to different interleavings; 
encircled events must be in 
different threads
Figure 2: Consistent traces and feasible executions
which dynamic code-based techniques can be developed. Section 2.4 details how one could make use of static
information to increase the coverage.
Paper Structure. Section 2 defines the maximal causal model for sequentially consistent multithreaded
systems and illustrates its generality through several case studies. Section 3 presents a constructive charac-
terization of the maximal model and a model-checking algorithm. Section 4 presents an on-the-fly datarace
detection algorithm based on property-specialized submodels of the maximal model. Section 5 presents
evaluation results, and Section 6 concludes.
2 A Theory of Multithreaded Traces
We here propose a theory of multithreaded traces, called MT-traces for short, which will be used as a
framework to formulate and prove the results in this paper. Figure 2 highlights the two major concepts
underlying our theory, namely consistent traces and feasible executions. Consistent traces are those which can
be produced by sequentially consistent [18] multithreaded systems in general. A consistent trace disallows
”wrong” behaviors, such as reading a value different from the one which was written, or proceeding when a
lock cannot be acquired. Our second notion, that of feasible executions, refers to sets of execution traces
and aims at capturing all the behaviors that a given multithreaded system or program can manifest. No
matter what task a multithreaded system or program accomplishes, its possible traces must obey some basic
properties. First, feasible traces are generate-able, meaning that any prefix of any feasible trace is also
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feasible; this is captured by our first axiom of feasible traces, prefix closeness. Second, we here assume
that thread interleaving is the only source of non-determinism in producing traces; this is captured by our
second axiom of feasible traces, thread determinism. This axiomatic approach gives us an elegant and general
definition for the maximal set of feasible executions which can be inferred from, or are causally equivalent
to, an observed one.
Execution Environment. We assume a machine that can execute arbitrarily many threads in parallel.
Threads are distinct and can be identified at any time during the execution. The execution environment has
shared memory, which can be accessed by the threads to share data and synchronize.
Threads. A thread is a sequence of operations. Although in general there could be potential nondeter-
minism internal to a thread, in this paper we assume that the only source of non-determinism for a thread
is its execution environment. That is, if the interaction between a thread and the environment is the same
across executions, the thread will execute the same operations. Moreover, there is no direct communication
between threads; all interaction between threads happens through the shared environment. Hence, a thread
can run independently of the other threads. To simplify the presentation, we assume no dynamic creation
of threads.
Semaphores. Synchronization is facilitated by the use of semaphores [8]. Semaphores can be viewed as
managers of a number of resources, allowing threads to acquire a resource or release/provide a new resource.
Semaphores can only be controlled by means of two indivisible operations: the “P-operation” (here called
acquire), and the “V-operation” (here called release). release increases the number of available resources by
one, while acquire decreases it by one, blocking if no resource is available and waiting for one to be released.
This is not to be confused with re-entrant synchronized monitors, where a counter is maintained to keep
track of how many times a mutex was acquired by the same thread. We choose semaphores over other
synchronizations constructs since (1) they subsume most of the others (see e.g., [31]); and (2) they are most
difficult to handle, due to the varying number of resources. The results in this paper easily adapt to other
synchronization constructs3.
Initial State. For simplicity, we assume that shared variables are initially set to 0 and semaphore counters
to 1.
Events. Thread accesses to shared variables and semaphores are recorded as events. We consider events to
be abstract entities from an infinite “collection”Events, and describe them as tuples of attribute=value pairs.
The only attributes considered here are: thread—the unique id of the thread generating the event, type—
the type of the event (write, read, acquire, or release), target—the memory location accessed by the event,
and state—the value read/written by the current event (defined only for the write/read types of events).
For example, e1 : (thread= t1, type= write, target= x, state= 1) describes event e1 as a write of location
x with value 1, produced by thread t1. For any event e and attribute attr, we will use attr(e) to denote
the projection of e to the attribute attr. We only list the attribute values in an event when there is no
source of confusion; for example, the above event can be written as (t1,write, x, 1). Event identity is not
reduced to identity of attributes: two events with identical attribute values may be distinct. We purposely
considered only variable write/read and semaphore acquire/release events, as these are sufficient both to
show the subtleties of the addressed problem and to capture the essence of our general solution.
2.1 Sequential Consistency
For simplicity, in this paper we assume sequential consistency [18]: the result of any execution is the same
as if the operations of threads were executed in some sequential order, and the operations of each individual
thread appear in this sequence in the order specified by its code.
3We have initially proved the subsequent results for synchronized monitors, but then we generalized them for semaphores.
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Traces. Sequential consistency allows the observer of an execution to see a total order on all its events.
Formally, a trace τ =e1 e2 · · · en is a finite ordered sequence of distinct events. Let Eτ ={e1, e2, . . . , en} be
the events of τ and let <τ be the total order induced by τ on Eτ . Obviously, not all traces can be obtained
as executions (e.g., a one-threaded trace writing 1 to x and then reading 0 from x is inconsistent). We give
below two important consistency axioms which capture the essence of sequential consistency.
Write-Read Consistency: when reading a memory location, the value read is the value written by the
most recent write operation on that location. Given a location x, an event type t, and a trace τ , let latesttτ (x)
denote the most recent event of type t for x in τ , if such event exists. Formally, latesttτ (x) is an event e such
that τ=τ1eτ2, target(e)=x, type(e)= t, and for all events e′ ∈ Eτ2 , either target(e′) 6= x or type(e′) 6= t. Since
variables are all initialized with 0, we let state(latesttτ (x)) be 0, by convention, if latest
t
τ (x) is undefined. A
trace τ satisfies the write-read consistency requirement if for any prefix τ ′e′ of τ with type(e′)=read, it must
be that state(e′)=state(latestwriteτ ′ (target(e
′))).
Semaphore Consistency [15]: the number of resources available for any semaphore location s and any
prefix τ of a trace is non negative. We write that number as availableτ (s), and formally define it as
availableτ (s)=1 + |{e ∈ Eτ | type(e)=release ∧ target(e)=s}| − |{e ∈ Eτ | type(e)=acquire ∧ target(e)=s}|. A
trace τ satisfies the semaphore consistency requirement if for any prefix trace τ ′ of τ and any semaphore s,
availableτ ′(s) ≥ 0.
Definition 1 A trace satisfying the write-read and semaphore consistency axioms is (sequentially) con-
sistent.
2.2 Feasibility
Each particular multithreaded system or programming environment has its own notion of feasible execution,
given by its specific intended semantics. We prefer to axiomatize the set of feasible executions by their
crucial properties, to make our results general and applicable to the various special cases. Let us consider a
hypothetical multithreaded system S and an initial state of the memory. All we need from S is the fact that
it can produce a certain (potentially infinite) set of (finite) traces. We deliberately avoid giving a definition
of a multithreaded system; this approach pays off in Section 2.4, where an abstract, otherwise nonexistent
system is associated to a concrete multithreaded system. S can be executed in various ways, depending on
the scheduling policy of the machine, so many different possible traces can be observed during its executions.
A possibly incomplete (i.e., non-terminated, i.e., a prefix of a potentially infinite) trace observed during
the execution of S is called a feasible trace of S. Let feasible(S) denote all feasible traces of S. Assuming
sequential consistency and that threads operations are deterministic and execute independently of other
threads (except for synchronization), feasible(S) must satisfy the following:
Prefix Closeness: events are indivisible and generated in execution order; therefore, feasible(S) is prefix
closed. That is, if τ1τ2 ∈ feasible(S), then τ1 ∈ feasible(S).
Thread Determinism. an event is completely determined (except for its state when it is a read event)
by the previous events in the same thread, and can be generated at any consistent moment after them.
Let us formalize this. The projection of trace τ to thread n, written pin(τ), is the subsequence of events
in τ whose thread is n. Using this definition, thread determinism says that if τe, τ ′ ∈ feasible(S) and
pithread(e)(τ)=pithread(e)(τ ′) then: if τ ′e consistent then τ ′e ∈ feasible(S); and if type(e)=read then there exists
e′ having the same attributes as e, except state(e′)=state(latestwriteτ (target(e))), such that τ
′e′ ∈ feasible(S).
Definition 2 If feasible(S) is a prefix closed set of consistent traces satisfying the thread determinism, then
S is called a (sequentially) consistent multithreaded system.
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Thread 1 Thread 2 Observed Trace
q1 := 1; e1 : (1,write, q1, 1)
turn := 1; e2 : (1,write, turn, 1)
while (q2 = 1 and turn = 1) do skip; e3 : (1, read, q2, 0)
e4 : (1, read, turn, 1)
critical := 1; e5 : (1,write, critical, 1)
q1 := 0;
..\\\\\\\\\\\\
\\\\\\\\\\\\\
\\\\ e6 : (1,write, q1, 0)
q2 := 1; e7 : (2,write, q2, 1)
turn := 2; e8 : (2,write, turn, 2)
while (q1 = 1 and turn = 2) do skip; e9 : (2, read, q1, 0)
e10 : (2, read, turn, 2)
critical := 2; e11 : (2,write, critical, 2)
q2 := 0; e12 : (2,write, q2, 0)
Figure 3: Peterson’s algorithm and a trace generated by it.
Feasibility Closure. A major goal of many of the trace-based analyses discussed in Section 1 is to infer
and analyze as many traces as possible using as reference the recorded trace. When one does not know,
or does not want to use, the source code of the multithreaded program being executed, one can only infer
potential traces of the system resembling the observed trace, in particular no alteration of the state can be
inferred if it was not already present in the observed trace; however, one could possibly be allowed to read
a different value of the state, in a thread as long as that thread is not further continued. As we previously
mentioned, the reason one cannot allow a thread to be advanced as in the original execution once it reads
a different value is that, without additional knowledge about the program being executed, no assumption
can be made on what statements are affected by that value being changed. On the other hand, a major
advantage of this independence from the program is that the inferred traces correspond to real executions of
any program which can produce the original trace. Let us now define the maximal set of executions which
can be inferred from an observed execution as all traces obtainable from τ using the feasibility axioms.
Definition 3 The feasibility closure of a feasible trace τ , written feasible(τ), is the smallest set of feasible
traces containing τ which is prefix-closed and satisfies the thread determinism. A trace in feasible(τ) is called
τ-feasible.
To emphasize that our model, based on an axiomatization of feasibility, infers more equivalent execu-
tions from an observed trace than any other sound similar technique (without assuming language-specific
knowledge about the system), let us analyze the example in Figure 3, which recounts Peterson’s solution to
the mutual exclusion problem between two threads [25], and presents a trace observed for a possible run, in
which first thread completes before the second starts. Existing sound techniques, e.g., [22, 30], would only
infer feasible traces which are permutations of the observed trace. The feasibility closure does not assume
that all inferable traces are permutations of the original trace, but rather uses the axiomatization of the
system to gain maximal coverage. Therefore, it should not come as a surprise that the feasibility closure
contains all traces inferable through the above mentioned techniques (since all of them, being sound, comply
to the axiomatization of the system), and even more. For example, the feasibility closure associated with the
observed trace in Figure 3 also contains the trace τ ′ = e1e2e3e7e8e′9e
′
4, where e
′
4 is (1, read, turn, 2), and e
′
9
is (2, read, q1, 1), which is not a prefix of any permutation of the observed trace. Being solely based on the
observed trace, our axiomatization cannot be used to infer additional events for a thread, once this thread
departs from the observed trace. Therefore, there is no other trace in the feasibility closure having τ ′ as a
7
prefix, since the final events for both threads of τ ′ (e′4 and e
′
9) did not occur in the original trace. However,
if one knows more about the (data and control) dependencies induced by the program being executed, one
could continue this trace and infer that e10 can be generated, since it only depends on e8. Moreover, if a
constraint solver is employed, it could easily infer that the condition in which e3 and e′4 are involved is still
false, as in the original execution, thus Thread 1 can be continued to generate events e5 and e6. At the
extreme, if one fully simulates the execution of the code starting from the state obtained upon generating τ ′,
even more possible ways to continue this trace can be discovered (actually, an unbounded number of possible
continuations can be obtained). We here prefer to keep the analysis at a more abstract (and fully decidable)
level, to find out how much the coverage of a trace analysis technique can be increased without relying on
the semantics of a particular language.
This is a good time to formally compare our feasibility closure of a trace τ with the set of traces equivalent
with τ in the standard happens-before causal model. The happens-before trace equivalence class can be
elegantly captured as the Mazurkiewicz trace associated to the dependence given by the happens-before
relation. Let pix(τ) be the projection of τ to x, keeping only those events whose target is x. The happens-
before dependence is a pair (Eτ , T ∪D), where T =
⋃
t{(e1, e2) |pit(τ)=τ1e1e2τ2} is the intra-thread sequential
dependence and D=
⋃
x{(e1, e2) |pix(τ)=τ1e1e2τ2 such that e1 or e2 is a write of x} is the sequential memory
dependence. Given this happens-before dependence, the Mazurkiewicz trace associated with τ is defined as
the least set [τ ] of traces containing τ and being closed under permutation of consecutive independent events
[20]: if τ1e1e2τ2 ∈ [τ ] and (e1, e2) 6∈T ∪D, then τ1e2e1τ2 ∈ [τ ].
The following result, in combination with, e.g., the example based on Peterson’s algorithm (Figure 3, or
our motivating example (analyzing the trace in Figure 1) —which show that the happens-before causality
cannot capture certain causally equivalent traces that our MT-trace theory can—, implies that our MT-
trace theory is strictly more general than the theory of Mazurkiewicz traces associated to the happens-before
causal order (in multithreaded systems):
Proposition 1 If τ1e1e2τ2 is τ -feasible and (e1, e2) 6∈T∪D, then τ1e2e1τ2 is also τ -feasible.
This result not only shows that the happens-before equivalence class of the observed trace is included in
its feasibility closure, but also that the feasibility closure is closed under the equivalence relation generated by
happens-before. In other words, for multithreaded systems, MT-trace theory subsumes the happens-before
causality. We next discuss two more complex instances of the MT-trace theory.
2.3 Case Study 1: A Language Definition
We here show an instance of the MT-trace theory above, extracting adequate causal models from the formal
semantics of a virtual machine executing multithreaded programs. We therefore present the syntax of a
multithreaded language and its operational semantics, including event generation. For this case study, a
multithreaded system is a multithreaded program being executed using the defined semantics. We prove
that any such system is sequentially consistent.
Syntax. Table 1 shows the syntax of CIMP, a minimal concurrent imperative language. Its imperative
part consists of arithmetic expressions with integers and variables, comparison, and statements such as
assignment, conditional, or loop. Multiple statements can be executed concurrently using the ‖ construct.
acquire and release have the standard semaphore semantics. Semaphore and variable identifiers are disjoint.
Dynamic Semantics. Table 1 presents the semantics of nondeterministic thread interleaving, memory
access, and synchronization. The semantics of other constructs is the standard one, not altering the state,
nor generating new events, but propagating them. One could add other constructs as well, including state-
modifying ones, as long as one follows the shown rules (in altering the state and appending events to the
trace). The following types of configuration are used: 〈Syn,State, 〉, and 〈Syn,State, Int〉, with Syn ranging
over AExp, BExp, Stmt, and Pgm. The final parameter of the second type is the index of the thread currently
being executed. X, L, A, B, St, P , σ, and e, are meta-variables ranging over Var, Lock, AExp, BExp, Stmt,
8
Var ::= variable identifiers
Lock ::= semaphore identifiers
AExp ::= integer numbers | Var | AExp+AExp | . . .
BExp ::= true | false | AExp ≤ AExp | . . .
Stmt ::= skip | Stmt;Stmt | Var := AExp
| if BExp then Stmt [ else Stmt] | while BExp do Stmt
| acquire(Lock) | release(Lock) | . . .
Pgm ::= Stmt | Stmt ‖ Pgm
Syntax
Semantics
(0) 〈P, σ, 1〉
χ→ 〈P ′, σ′〉
〈P, σ〉 χ→ 〈P ′, σ′〉
(1) 〈St, σ, tId〉
χ→ 〈St′, σ′〉
〈St‖P, σ, tId〉 χ→〈St′ ‖P, σ′〉 (2)
〈P, σ, tId+ 1〉 χ→ 〈P ′, σ′〉
〈St‖P, σ, tId〉 χ→〈St‖P ′, σ′〉
(3)
·
〈X,σ, tId〉 e→ 〈I, σ〉 , if σ(X)=I,
e=(thread= tId, type=read, target=X, state=I)
(4)
·
〈X:=I, σ, tId〉 e→ 〈skip, σ[I/X]〉 , if
e=(thread= tId, type=write, target=X, state=I)
(5)
·
〈acquire(L), σ, tId〉 e→ 〈skip, σ[σ[L]− 1/L]〉 , if
σ(L) > 0, e=(thread= tId, type=acquire, target=L)
(6)
·
〈release(L), σ, tId〉 e→ 〈skip, locks[locks[L] + 1/L]〉 , if
e=(thread= tId, type=release, target=L)
·
〈P, σ〉 −→∗ 〈P, σ〉
〈P, σ〉 τ−→∗ 〈P ′′, σ′′〉 〈P ′′, σ′′〉 χ→ 〈P ′, σ′〉
〈P, σ〉 τχ−→∗ 〈P ′, σ′〉
Table 1: Language CIMP: Syntax and Trace Semantics.
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Pgm, State, and Event, respectively. Names (variables and semaphores) are shared among all threads. We
let σ denote the initial state, assigning 0 to variable names and 1 to semaphore names.
The dynamic semantics is based on interleaving: at any moment, exactly one thread is advanced one step
(rules 0–2). Threads are indexed from left to right in their original parallel construct list, starting with 1.
tId identifies the thread currently executed. Synchronization is achieved through rules (5) and (6). Rule (5)
says a thread can acquire one semaphore resource iff the counter associated to the semaphore in the store
is positive, in which case it decreases the number of locks available for that variable. Rule (6) increases the
number of available locks for a semaphore.
Trace Semantics. Events are emitted for reads/writes of variables and acquire/release of locks (rules
3–6). Metavariable χ stands for either an event, or the empty word  (internal transition). Other transitions
simply propagate events using the χ variable, or are internal transitions, as the dissolution of skip in the
semantics of sequential composition:
〈St1, σ〉 χ→ 〈St′1, σ′〉
〈St1;St2, σ〉 χ→ 〈St′1;St2, σ′〉
·
〈skip;St, σ〉 → 〈St, σ〉
Relation τ−→∗ is the reflexive and transitive closure of relation χ→. If (p, σ) τ−→∗ (p′, σ′) can be derived
using the rules, we say that (p, σ) evolves to (p′, σ′) emitting trace τ , and write it as CIMP ` (p, σ) τ−→∗ (p′, σ′).
If CIMP ` (p, σ) τ−→∗ (p′, σ′), we say that p yields τ and write it as p  τ . Let Traces(p) be the set of all
traces yielded by p.
Adequacy. The definition above satisfies the consistency and the feasibility axioms. First, the semantics
guarantees that the state is uniquely determined by the trace:
Proposition 2 If CIMP ` 〈p, σ〉 τ−→∗ 〈p′, σ〉 then:
1. σ(x)=state(latestwriteτ (x)), for any variable x; and
2. σ(s)=availableτ (s), for any semaphore name s.
Let στ denote the unique state corresponding to τ . Since the state attribute of a read event generated by
CIMP is the current value for that event—rule (3), write-read consistency is ensured. Moreover, since acquire
events can only be generated if the current counter for that semaphore is positive—rule (5), the semaphore
invariant is also maintained.
Corollary 1 All CIMP traces are sequentially consistent.
It is clear that if p  τe, then also p  τ , so Traces(p) is prefix closed. Semantic rules can only
deterministically advance a thread once it it selected by rules (0–2). However, due to internal transition
rules, there could be multiple programs p′ obtained by a derivation of p producing a trace τ . A maximally
executed program for a trace τ ∈ Traces(p), is a program p′ such that CIMP ` 〈p, σ〉 τ−→∗ 〈p′, στ 〉 and any
possible step forward will produce a new event; that is, if CIMP ` 〈p′, στ 〉 χ→ 〈p′′, στχ〉, then χ= e for some
event e. Because all rules not accessing the state are just syntax transformations, and because all rules
accessing the state are recorded in the trace, the trace uniquely determines the maximal program obtained
upon producing it.
Proposition 3 Given a trace τ ∈ Traces(p), there exists a unique maximally executed program pτ for that
trace.
Given a positive integer n, let pin(p) be the projection of p to thread n, the syntactic counterpart of the
trace-to-thread projection pin(τ), defined as the nth statement in p’s “‖” list. The execution of a thread must
pass through a unique maximally executed program before emitting a new event:
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Proposition 4 If (p, σ)
τ−→∗ (p1, στ ) e→ (p2, στe), then pithread(e)(p1) = pithread(e)(pτ ). Moreover if τ1, τ2 ∈
Traces(p) such that pin(τ1)=pin(τ2), then pin(pτ1)=pin(pτ2).
The above implies that if the values read by a thread are the same across executions, then that thread
will evolve similarly. This allows us to prove the thread determinism:
Proposition 5 If τe, τ ′∈Traces(p), t= thread(e), and pit(τ)=pit(τ ′) then: (1) if τe′ ∈Traces(p) then either
e= e′ or thread(e′) 6= t; (2) if τ ′e is consistent then τ ′e∈Traces(p); (3) if type(e)= read then there exists e′
with type(e′)=read, target(e′)= target(e), thread(e′)= t, and τ ′e′∈Traces(p).
Since, CIMP traces are consistent, and the sets of program executions also satisfy prefix closeness, we
conclude that:
Theorem 1 Any CIMP program, regarded as a multithreaded system whose feasible executions are given by
CIMP’s operational semantics, is sequentially consistent.
2.4 Case Study 2: Sliced Causality
We here discuss another instance of the MT-trace theory, in which only a subset of events (those related to
a property of interest) is recorded. This way, the generality of our theory allows not only to recast prior
work on sliced causal models into the same uniform theory of MT-traces, but more importantly to apply the
general results developed in the rest of the paper to a much more complex causal setting.
Recording all the memory access events can have two major drawbacks: (1) prohibitive runtime overhead,
and (2) low analysis coverage. As (1) is clear, we only discuss (2).
Thread 1 Thread 2
authenticate();
flag := true;
,,YYYYYY
YY
if (!flag)
then wait();
access();
Figure 4: Buggy Synchronization Pattern
Consider a simple and common safety property for a shared resource, that any access should be authen-
ticated. Figure 4 shows a buggy program. Thread 1 authenticates and Thread 2 uses the authenticated
resource. They communicate via the flag. Synchronization is unnecessary, since only the main thread modi-
fies flag. However, the developer makes a (rather common [12]) mistake, using if instead of while in the task
thread. Suppose now that we observed a successful run of the program, as shown by the arrow. If all events
are recorded in execution traces like in Section 2.3, then the feasibility closure of the observed trace will
contain only the observed trace, because its events are totally ordered. Consequently, a low level observer of
this execution has no chance to see the potential violation of the property.
Sliced causality [4, 5] is a causal partial order relation that increases the coverage of runtime analysis by
dropping irrelevant events and dependencies, such as the write/read dependence caused by accesses to flag.
The sliced causality is constructed by making use of dependence information obtained both statically and
dynamically. Instead of considering all the events produced by the running system, it first slices the trace
according to the desired property and then computes the causal partial order on the achieved slice; the slice
contains all the property events, i.e., events referred by the property, as well as all the relevant events, i.e.,
events upon which the property events depend, directly or indirectly. This way, irrelevant causality on events
is trimmed without breaking soundness, allowing more permutations of relevant events to be analyzed and
resulting in better coverage. In our example, since access() is not controlled by if, sliced-causality techniques
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Thread 1 Thread 2
y := 1;rreeeee
x := 0;
,,ZZZZZ if x = 0rrddddd
x := 1;
,,YYYYY then x := y;rreeeee
y := 0;
Thread t1: 
x = 0 
x = 1 
y = 0 
Thread t2: 
y = 1; 
if (x == 0) { 
x = y 
} 
e 
3 
: read x e 2 : write x 
T 
1 
T 2 
e 6 : write y 
e 
4 
: write x 
e 
1 
write y 
e 
5 
: read y 
A. Example program B. Example Trace 
(a) Example Program (b) Example Trace
Figure 5: Example for relevance dependence
can predict the error from the successful execution. When the bug is fixed replacing if with while, access()
is controlled by while (since it is a potentially non-terminating loop), so no violation is reported.
We recall some notions and results from [4, 5] and then show that the sliced traces employed by sliced
causality also form an instance of our MT-trace theory, provided that the original, unsliced traces form one.
Event e′ depends upon event e, written e @ e′, iff a change of e may change or eliminate e′; in other words,
e should occur before e′ in any consistent permutation of events. We distinguish: (1) control dependence,
e @ctrl e′, when a change of the state of e may eliminate e′; and (2) data-flow dependence, written e @data e′,
when a change of the state of e may lead to a change in the state of e′. Relation @ctrl, unlike @data, only
relates events generated by the same thread.
An additional dependence, relevance dependence, is also needed. In Figure 5, threads 1 and 2 are executed
as shown (a), yielding trace e1e2e3e4e5e6 (b)—this trace is incomplete, being observed before the final write
of x in Thread 2. Suppose the property to check refers only to y; the property events are then e1, e5, and
e6. Events e2 and e3 are clearly relevant, as e2 @data e3 @ctrl e5. If only closures under @ctrl and @data were
used to compute the relevant events, like in dynamic slicing [1], then e4 would be irrelevant, so one may
conclude that e2e6e1e3e5 is a feasible permutation; there is, obviously, no execution that can produce that
trace, so one reported a false alarm. Consequently, e4 is also relevant and e3 @rlvn e4.
Sliced causality, written @, is the transitively closed union of @ctrl, @data, @rlvn. Given a trace τ and a
property ϕ, let Eτ ϕ be the subset of Eτ containing the ϕ-property events. Given a set (of property events)
P ⊆ Eτ , let slicedP (τ) be the “subtrace” of τ containing the events from P and all the events they @-depend
on; these events will be called relevant for P in τ . It has been shown that any permutation of P consistent
with @EslicedP (τ)×EslicedP (τ) and the thread ordering corresponds to some execution of the multithreaded system
[4, 5].
We will next briefly sketch how one could capture the sliced causality as an instance of our feasibility
framework, further extending the coverage obtainable by using it. Sliced traces are obtained from the original
ones by using @ to obtain the events relevant to a set of (property) events, filtering out the non-relevant
ones. To be able to apply our feasibility model to the sliced traces of a system, we regard these sliced traces
as traces of a virtual multithreaded system.
Let S be the original multithreaded system whose traces are to be sliced according to some arbitrary
but fixed property ϕ. Recall that the multithreaded system is hypothetical in Sections 2.1 and 2.2, in the
sense that all it matters is the set of traces that S can produce; how traces are effectively produced, or
how S is implemented, or even whether S exists at all as an actual running system, is irrelevant (which is a
strong point of MT-trace theory, allowing it to be used here). The ϕ-slice of a trace τ , written slicedϕ(τ), is
slicedEτ ϕ(τ), the trace obtained from τ by erasing all non-ϕ-relevant events.
Let slicedϕ(S) be the virtual multithreaded system “producing” the ϕ-sliced traces, that is,
feasible(slicedϕ(S)) = slicedϕ(feasible(S)).
For any trace τ ′ ∈ feasible(slicedϕ(S)), let feasible′(τ ′) be the set of permutations of τ ′ consistent with
@slicedϕ(Eτ )×slicedϕ(Eτ ). The main result of [4] can be restated here as:
Theorem 2 feasible′(slicedϕ(τ)) ⊆ slicedϕ(feasible(S)), for any trace τ ∈ feasible(S).
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Thread 1 Thread 2 τ slicedϕ(τ)
x := 1; e1(1,write, x, 1) e1(1,write, x, 1)
z := 0; e2(1,write, z, 0)66
data dependence
e2(1,write, z, 0)
acquire(l); e3(1, acquire, l)
y := 1; e4(1,write, y, 1)
release(l);
,,XXX
e5(1, release, l)
acquire(l); e6(2, acquire, l)
y := y + 1; e7(2, read, y, 1)
e8(2,write, y, 2)
release(l); e9(2, release, l)
z := 1; e10(2,write, z, 1)00
data dependence
e10(2,write, z, 1)
if z > 0 e11(2, read, z, 1)00
control dependence
e11(2, read, z, 1)
then x := 2; e12(2,write, x, 2) e12(2,write, x, 2)
(a) Program (b) Trace (c) Sliced trace
Figure 6: Slicing an observed trace based on given (underlined) property events
feasible′ was subsequently relaxed to handle synchronized blocks by means of lock sets [5]. Nevertheless, the
class of equivalent feasible sliced traces can be further extended in the sense of the feasibility model proposed
in this paper. Consider the trace τ in Figure 6(b), and suppose that our property ϕ is “e1 and e12 are in a
race”. Let e′7(2, read, y, 1) be the event similar to e7, but in which the value is replaced by 1. Either manually,
or by running the algorithm for model-checking the feasibility closure of a trace (Algorithm 1, Section 3),
one can verify that the feasibility closure of τ consists of the following proper traces (and their prefixes): τ ,
e1e2e6e
′
7, e1e6e2e
′
7, e1e6e
′
7e2, e6e1e2e
′
7, e6e1e
′
7e2, e6e
′
7e1e2, neither of these traces satisfying ϕ. Suppose now
we know that the trace was generated by executing the program in Figure 6(a). Sliced causality computes the
closure of control and data dependencies based on the trace and the program, yielding the “sliced” trace in
Figure 6(c). However, because e10 data depends on e2, no race can be detected between e1 and e12 using the
technique in [4, 5]; one can only detect a race between e2 and e10, which could not be detected by the feasibility
closure of the original observed trace τ , since it corresponds to a trace like e1e6e′7e
′
8e9e2, not inferable without
additional knowledge about the program, where e′8 is (2,write, y, 1). However, assuming the virtual system
generating sliced traces, we can compute the feasibility closure directly on slicedϕ(τ), the sliced trace in
Figure 6(c). Let e′11 denote event (2, read, z, 0); then feasible(slicedϕ(τ)) consists of the following traces and
their prefixes4: slicedϕ(τ), e1e10e2e′11, e1e10e11e2e12, e1e10e11e12e2, e10e1e2e
′
11, e10e1e11e2e12, e10e1e11e12e2,
e10e11e1e2e12, e10e11e1e12e2, e10e11e12e1e2. The latter two exhibit the race between e1 and e12; for example,
the latter trace can be obtained as the sliced trace of the feasible trace e6e′7e
′
8e9e10e11e12e1e2.
Corollary 2 The solid line inclusions in the diagram below hold for any trace τ in feasible(S):
slicedϕ(feasible(τ))
  //
 _

slicedϕ(feasible(S))
feasible(slicedϕ(τ))
& 
44hhhhhhhhh
feasible′(slicedϕ(τ))
 ?
Theorem 2
OO
? _oo
proof. The topmost inclusion comes from the fact that both feasible(S) and feasible(τ) are closed under
prefixes, thread determinism, and consistency, both contain τ , and feasible(τ) is the smallest set with those
properties. The left and bottom inclusions are both consequences of the forthcoming Theorem 3, which
constructively characterizes the feasibility closure. Intuitively, the left inclusion holds because, since slicedϕ(·)
removes elements from the input trace, there are less constraints when permuting the remaining events; also,
4One can obtain these traces by running Algorithm 1 on the sliced trace.
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all events which could be permuted originally, can still be permuted in the sliced trace. The intuition for the
bottom inclusion is that the axioms defining feasible′(slicedϕ(τ)) imply those generating feasible(slicedϕ(τ))

Since @rlvn was defined with the notion of a partial order in mind, one should not expect that the dashed
inclusion holds as-is. The example above yields feasible traces because there is no relevance dependence
involved. However, our experiments show that unsoundness due to unconsidered relevance dependencies is
rather rare: no false alarms were generated during our evaluation presented in Section 5. We conjecture
that, given a proper notion of relevance, the dashed inclusion will also hold, enabling any trace analysis
technique to be applied to the feasible (sliced) executions of slicedϕ(S) with the guarantee of soundness
w.r.t. the original system S. In particular, any of the techniques developed for MT-traces, including the
model-checking and race-detection techniques in Sections 3 and 4, could be used in combination with sliced
causality to improve the coverage of the analysis by first dropping irrelevant events.
3 Model Checking the Feasibility Closure
Section 2 showed how the maximal causal model can be naturally defined by characterizing feasibility through
closure properties rather than constructively. This section presents a constructive characterization of the
feasibility closure, concretized in a model checking algorithm. Similarly to happens-before model checking
algorithms, the complexity of our algorithm is dominated by the number of causally equivalent feasible traces
being explored; however, its coverage is considerably greater, as shown by Table 2. We here don’t fix any
particular type of properties to be checked; we simply assume a generic procedure ϕ to check whether a
given trace satisfies the desired property (next section will present a specialized algorithm which can check
a particular type of property, dataraces, without generating all the checked traces). When all events in an
execution are recorded, this algorithm fully becomes an explicit state model checker, since, as discussed in
Section 2.3, a feasible trace completely determines the state obtainable upon producing it, therefore ϕ could
also be used check state assertions in addition to trace properties.
Interleavings. At a closer look at the axioms generating the feasibility closure, specifically the thread
determinism, one can see that, to advance a thread t in an equivalent execution, one must guarantee that
the projection of the trace to t is the same as in the original execution. Therefore, a good starting point in
approximating the feasibility closure is characterizing traces whose projection on each thread is the same as
in the observed execution (or a prefix of it). This is faithfully captured by the notion of interleaving (prefix):
Definition 4 Trace τ ′ is an interleaving of τ if their projections to any of the threads are equal, that is,
pit(τ) = pit(τ ′) for each thread t. τ ′ is an interleaving prefix of τ if there exists τ ′′ such that τ ′τ ′′ is an
interleaving of τ .
Using the fact that all prefixes of the original trace are in the feasibility closure, and the first part of the
thread determinism axiom, one can prove by induction that
Proposition 6 Any consistent interleaving prefix of a feasible trace τ is τ -feasible.
Interleaving prefixes cover all possibilities of generating a τ -feasible trace using only the events in τ .
However, the definition of interleaving (prefix) overlooks the final part (regarding read events) of the thread
determinism axiom. To achieve a complete constructive characterization of feasibility closures, we have to go
beyond prefixes of interleavings, more exactly, one read per thread beyond. This is because, as guaranteed
by thread determinism, whenever all events before a read event have been generated in a thread, the read
event can also be generated, but its state might differ than the state it had in the observed trace. However,
once a read event whose state is different than the one in the original trace is derived, the execution cannot
be continued for that thread, because the read might have guarded (some of) the statements following it.
An extended interleaving prefix is a trace which on all threads behaves similarly to the observed trace up
to the last read, which might have a different value:
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Input: Feasible trace τ0 of size n over k threads.
Maps: thread : {1, . . . , k} → Stack, σ : Locations→ Int
for t = 1, k do thread[t]← pit(τ0) // first event at top1
Enabled← {1, . . . , k} // advanceable threads2
Initialize σ with 0 for variables and 1 for semaphores3
τ ← ; t← 04
while t < k do5
t← t+ 16
if t ∈ Enabled then7
e← top(thread[t])8
if type(e) 6= acquire ∨ σ[target(e)] > 0 then // advance9
l← target(e)10
if type(e)=read∧ state(e) 6=σ[l] then // extended prefix11
Enabled← Enabled \ {t}12
state(e)← σ[l]13
else // update state14
pop(thread[t])15
if type(e)=write then σ[l]← state(e)16
if type(e)=acquire then σ[l]← σ[l]− 117
if type(e)=release then σ[l]← σ[l] + 118
push(τ ,e); check τ against ϕ19
t← 020
while t=k ∧ τ 6=  do // backtrack21
e← pop(τ); t← thread(e); l← target(e)22
if t 6∈ Enabled then // extended prefix23
Enabled← Enabled ∪ {t}24
else // restore state25
push(thread[t],e)26
if type(e)=write then σ[l]← state(latest(τ, l))27
if type(e)=acquire then σ[l]← σ[l] + 128
if type(e)=release then σ[l]← σ[l]− 129
Algorithm 1: Model Checking the Feasibility Closure
Definition 5 Trace τ ′ = τ1e′ is an extended prefix of τ = τ1eτ2 if e = e′ or type(e)= type(e′)= read and
thread(e)= thread(e′) and target(e)= target(e′). τ ′ is an extended interleaving prefix of τ if pit(τ ′) is an
extended prefix of pit(τ) for any thread t.
Consistent extended interleaving prefixes give us a sound and complete characterization for the τ -feasible
traces:
Theorem 3 Given a feasible trace τ , a trace τ ′ is τ -feasible iff it is a consistent extended interleaving prefix
of τ .
Model Checking Algorithm. Algorithm 1 can be used to explore (and check properties against) the
feasibility closure of a given trace. It takes as input a trace τ0 and a procedure ϕ saying whether a property
is satisfied by a (partial) trace (and state), and checks whether all traces in the feasibility closure of τ0 (and
their corresponding states) satisfy the property of ϕ. In the initialization phase (lines 1–4), the original trace
is split into threads and each thread projection is loaded into a stack, with first events in the thread at top
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of the stack, and the store initialized with 0 for variables and 1 for semaphores. We additionally maintain a
set of enabled threads, that is, threads for which all events generated had the same state as in the original
execution, therefore they can still be advanced. The trace being created, τ , is also maintained as a stack,
initially empty, but with first events at bottom of the stack. Variable t keeps track of the index of the thread
which should be advanced next. The main loop (lines 5–29) is a backtracking loop, exiting only when the
entire space has been explored. Inside the loop, first part (lines 6–9) checks whether next thread can be
advanced. If a thread is found, the state is modified accordingly (lines 15–18), disabling further advances
to the thread, if the state of the added event differs from the one in the observed trace (lines 11–13); note
that in the latter case, the top event in the corresponding thread needs not be removed, since the thread is
disabled. Then, τ is advanced and added to the result set, property ϕ is being checked (line 19), and the
search for next advanceable thread is restarted (line 20). If no additional threads can be advanced from this
state, the algorithm backtracks, undoing the effects on the state of previous advances (lines 21–29).
A simple amortized analysis of our model-checking algorithm shows that, without any additional knowl-
edge about the property to check ϕ, it essentially performs a minimal amount of work: it generates and
checks against ϕ each consistent extended interleaving prefix of τ0, searching for each next event through
the tops of at most k thread stacks. Supposing that ϕ is a simple safety property taking constant time and
memory to evaluate in any given state σ, which is frequently the case in many situations, the time complexity
of our algorithm is O(|feasible(τ0)|×k) and its memory complexity is O(|τ0|); recall that feasible(τ0) is closed
under prefixes. On the other hand, if the property can specify arbitrarily complex history-based behaviors
taking time f(n,m) and memory g(n,m) to check a trace of size n against a property of size m for some
arbitrarily complex f and g functions, then the complexity of our algorithm can also be arbitrarily high:
O(|feasible(τ0)× (k+f(|τ0|, |ϕ|))) timewise and O(|τ0|+g(|τ0|, |ϕ|)) memory-wise. Calculating exact bounds
for different specification formalisms is beyond our scope.
4 On-The-Fly Datarace Detection
The trace model-checking algorithm above is expensive and likely unfeasible for on-the-fly analysis. As
discussed in Section 1, many techniques have been proposed for detecting dataraces on-the-fly: some of
them are based on extracting happens-before causal partial orders and tend to be sound, others are based
on lock-sets maintained for each location and tend to be unsound, while others, called hybrid techniques,
combine the two to gain coverage from lock-sets and precision from happens-before. We propose a novel
hybrid technique below, based on a causal model which is maximal for an axiomatics which is stronger
(so less general) then the one underlying MT-trace theory. The models of this new axiomatics resemble
happens-before causalities, so we call them causal orders. Interestingly, the causal models underlying each
of the existing on-the-fly datarace detection techniques that we are aware of already satisfy these stronger
axioms, which means that the maximal causal order proposed below already subsumes the existing ones.
Moreover, unlike our maximal causal models, it is amenable for on-the-fly datarace detection. An algorithm
is also given.
Causal Dataraces. Trace τ=τ1e1e2τ2 is in a datarace on e1 and e2 if thread(e1) 6= thread(e2), target(e1)=
target(e2), and write ∈ {type(e1), type(e2)}. Since the feasibility closure of τ comprises all the traces which
are causally equivalent to τ , we introduce the next:
Definition 6 Feasible trace τ=τ1e1τ2e2τ3 has a causal datarace on e1 and e2 iff it has an extended inter-
leaving prefix τ ′e′1e
′
2 in a datarace on e
′
1 and e
′
2, such that pithread(e1)(τ1)=pithread(e′1)(τ
′) and pithread(e2)(τ1τ2)=
pithread(e′2)(τ
′).
A causal datarace identifies the events being in a potential race in the original execution by their thread
history, even though their state might differ in the execution exhibiting the race. By the thread determinism
axiom, and Theorem 3 we have that ei is identical with e′i, i ∈ {1, 2}, except its state attribute, which
could be different. Using the causal datarace property above in combination with Algorithm 1 is expensive,
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particularly for on-the-fly analysis, since it generates the entire feasibility closure for the trace, when one
only looks whether two events can be brought next to each other. Therefore, we prefer a different approach
here, based on a stronger axiomatization.
Mutex Discipline. Semaphores are rarely used in their full generality in practice, since they can be
acquired in one thread an released in another. More restricted synchronization mechanisms are common,
such as locks, which can be seen as special semaphores respecting the following:
Definition 7 A trace τ respects the mutex discipline if for any prefix τ ′ of τ , any thread t, and any
semaphore s, availablepit(τ ′)(s) ∈ {0, 1} and availableτ ′(s) ∈ {0, 1}.
The mutex discipline implies semaphore consistency.
Write-Read Dependence. The feasibility closure of a trace only requires that each read event reads the
same value as in the original trace. While this generality increases the coverage and is necessary to capture
the maximal causality, it also increases the need for search. We next replace this expensive consistency
requirement with the more restrictive but easier to compute write-read event dependence:
Definition 8 e2 write-read depends on e1 in τ=τ1e1τ2e2τ3, written e1 <wrτ e2, if target(e1)= target(e2),
type(e1)=write, type(e2)=read, and for all e ∈ Eτ2 , either target(e) 6= target(e1), or type(e) 6= write.
e1 <
wr
τ e2 iff the value read by e2 is the value written by e1.
Recall that an extended interleaving of τ may contain some read events with different states than their
counterparts in τ . Given an extended interleaving τ ′ of τ , let the τ−prefix of τ ′ be the largest prefix of τ ′
which is an interleaving prefix of τ (obtained by erasing the final read events having a different state than
the one in τ .)
Definition 9 A interleaving prefix τ ′ of τ preserves the write-read dependence of τ iff <wrτ ′ =<
wr
τ ∩(Eτ ′ × Eτ ′).
An extended interleaving prefix of τ preserves the write-read dependence if its τ−prefix preserves it.
We can now prove the sequential consistency property:
Proposition 7 An extended interleaving prefix of a feasible trace τ that satisfies the mutex discipline and
preserves write-read dependence is τ -feasible.
The implicit maximal causal model obtained like in Section 2 but using the mutex discipline and write-
read dependence axioms above is reminiscent to the one proposed in [30]. However, we prefer not to reduce
locking to write/read events and we do not promote model-checking this race-driven model, as [30] proposes.
For model-checking purposes we propose the maximal causal model like in Section 3, while for datarace
detection we propose a specialized algorithm in the sequel. We next transform the above causal model into
a causal partial order, similar to the hybrid approach in [24], but more general and sound. This causal order
can be used to detect dataraces without generating feasible traces.
Thread Ordering. Sequentially consistent interleavings preserve the order in which operations of each
thread are executed. The thread ordering <tτ of τ is given by e <
t
τ e
′ if e <τ e′ and thread(e)= thread(e′).
One could equivalently define an interleaving of a trace τ as being a trace τ ′ such that Eτ ′ =Eτ , and <tτ ′ =<tτ .
Lock Atomicity. Lock-set approaches, including hybrid ones [9, 24, 27], focus on the mutual exclusion
imposed by locks but ignore the write-read dependence, and thus may yield false alarms. In Figure 7, the
write(x) in thread 1 is protected by l, while the write(x) in thread 2 is not. There is no obvious dependence
between the two writes and, indeed, any lockset algorithm (hybrid or not) reports a race here incorrectly (the
two acquire/release blocks must be ordered, due to the depicted write-read dependence). A safe approach is
to enforce a total order between operations regarding the same lock [28], but that is over-restrictive, as seen
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Thread 1 Thread 2
acquire(l);
y := 1;
w-r dependence

x := 0;
release(l);
lock atomicity
33
acquire(l);
z := y;
release(l);
if (z > 0)
then x := 1;
Figure 7: Motivating Lock Atomicity
in the example in Figure 1. We propose a more general solution: closure under lock atomicity. Let locks(e)
be the set of locks protecting e. For any s ∈ locks(e), let acquires(e) and releases(e) be the acquire/release
event protecting e.
Definition 10 A relation ≺ is closed under lock atomicity iff for all events e1, e2 and lock s, e1 ≺ e2 and
s ∈ locks(e1) ∩ locks(e2) implies that releases(e1) ≺ e2.
An equivalent formulation is: “if acquires(e1)≺e2 and s ∈ locks(e2) then releases(e1)≺e2.”
Thread 1 Thread 2
acquire(l);
y := 0; w-r dependence

thread ordering

release(l);
acquire(l);
if (y = 0)
w-r atomicityuu
then x := 7;
release(l);
acquire(l);
y := 1;
release(l);
x := 2
Figure 8: Motivating the Write-Read Atomicity
Write-Read Atomicity. A similar situation arises for the write-read dependence: the atomicity between
writes and their corresponding reads must be preserved. Consider the execution in Figure 8. Even if we
consider a relation closed under lock atomicity, we still have no dependence between the write(x) in thread
2 and the write(x) in thread 1. However, there is no race on the two events, as the write(x) in thread 2 is
protected by the read(y) which would be invalidated by any attempt to bring the two writes on x together.
In traditional happens-before approaches, this is solved by enforcing an ordering between a write and its
preceding reads in the observed trace. We relax this requirement: a write depends on a previous read only
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if it also depends on the write that read depends on. Given a read event e, let write(e) be the event such
that write(e) <wrτ e.
Definition 11 Partial order ≺ is closed under write-read atomicity iff for all e1, e2, if type(e1) = read,
type(e2)=write, target(e1)= target(e2), and write(e1) ≺ e2, then e1 ≺ e2.
Datarace Causal Order. We can now define a causal order which can be used to soundly detect dataraces.
Definition 12 The datarace causal order of τ is the smallest partial order containing the thread ordering
and the write-read dependence, which is closed under lock atomicity and write-read atomicity. Let ≺τ denote
this order.
The main result of this section guarantees that any two events which are not separated by a third event
through the causal order and have disjoint lock sets can be brought together in an alternative feasible
execution.
Theorem 4 (Causal Datarace) If τ=τ1e1τ2e2τ3 is a feasible trace, thread(e1) 6= thread(e2), target(e1) =
target(e2), {write}⊆{type(e1), type(e2)}, locks(e1) ∩ locks(e2) = ∅, and there is no e ∈ Eτ2 such that e1 ≺τ
e ≺τ e2, then τ has a causal datarace on e1 and e2.
Online Causal Datarace Checking. Algorithm 2 computes the datarace-driven causal model on the fly,
representing it by means of vector clocks (VCs) associated with events.
Definition 13 A vector clock (VC) [19] is a mapping V C : {1, . . . ,#Threads} → Integer. V C1 ≥ V C2
iff V C1(t) ≥ V C2(t) for any thread t. If V C1 6≥ V C2 and V C2 6≥ V C2, they are incomparable. Two vector
clocks can be merged: merge(V C1, V C2)[t]=max(V C1[t],V C2[t]).
VCs encode partial orders: if e1’s VC is larger than e2’s in τ , then e1 ≺τ e2. Algorithm 2 updates the
causal model by computing the VC of the received event. eventVC stores the event VCs. threadVC keeps the
thread VCs. A counter for every shared location, stored in writeCounts, differentiates writes to the location;
every write can be uniquely identified as a pair (location, integer). For every write, two VCs are needed:
writeVC associates the write with a VC and readVC keeps the VC for the latest read following the write.
To enforce lock-atomicity, if a write or read is protected by a lock, we keep two VCs for the corresponding
write-lock combination: writeLockVC keeps the VC for the release of the lock that protects a certain write
and readLockVC gives the VC for the release of the lock that protects the latest read following a certain write.
locks keeps the locks currently held by a thread and lockedWrites and lockedReads track the writes/reads
currently protected by a certain lock.
Algorithm 2 works as follows. Suppose an event is received for thread t. We first advance t’s VC (line
2) to indicate that a new event is observed in this thread. This way, the intra-thread ordering is ensured.
If the event is an acquire of lock l, we add l to the lock set of t (line 4). If the event is a release of l,
we go through every write/read (only the latest read is considered for a write) currently protected by l to
associate each of them with the VC of the current thread, which is also the VC of the release event (lines
6 to 9). Then the protected write/read set for l is cleared and l is removed from the thread (lines 10 and
11). If the event is a read of location x, we first locate the latest write of x by fetching the writer counter
for x (line 13). The counter is used to get the VC for the particular write of x, which is used to update the
current thread’s VC (line 14, note that V C.merge(V C ′) is syntactic sugar for V C=merge(V C, V C ′)). The
write-read dependency is thus guaranteed. We also need to go through every lock held by the current thread
(lines 15 to 17) to ensure (1) if the corresponding write was protected by the same lock, VC is with the one
for the release that protected the write (line 16); and (2) add the read into the protected read set for the
lock (line 17). (1) is needed to enforce lock-atomicity. Then we associate the read event with the thread’s
VC (line 18) and use it to update readVC since it is the latest read for the corresponding write (line 19).
When the event is a write of x, we first increase the write counter (line 21). Then the current thread’s
VC clock is compared with other writes of x (lines 22 to 27). If the former is greater than some write, it
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Input: A newly received event e.
eventVC: Event→ VC
threadVC: {1, . . . ,#Threads} → VC
writeVC, readVC: Location× Integer→ VC
writeLockVC, readLockVc: Location× Integer×
Location→ VC
locks: {1, . . . ,#Threads} → lock set
lockedWrites, lockedReads: Location→
(Location, Integer) set
writeCounts: Location→ Integer
t← thread(e), x← target(e)1
threadVC[t][t]← threadVC[t][t] + 12
switch type(e) do3
case acquire: locks [t].add(x)4
case release5
forall (x′, i) ∈ lockedWrites do6
writeLockVC[x′][i][x]← threadVC[t]7
forall (x′, i) ∈ lockedReads do8
readLockVC[x′][i][x].merge(threadVC[t])9
lockedWrites← ∅, lockedReads← ∅10
locks [t].remove(x)11
case read12
c← writeCounts[x]13
threadVC[t].merge(writeVC[x][c])14
forall l ∈ locks[t] do15
threadVC[t].merge(writeLockVC[x][c][l])16
lockedReads[l].add(x, c)17
eventVC[e]← threadVC[t]18
readVC[x][c].merge(threadVC[t])19
case write20
c← writeCounts[x]← writeCounts[x] + 121
forall i < c do22
if threadVC[t] ≥ writeVC[x][i] then23
threadVC[t].merge(readVC[x][c])24
forall l ∈ locks[t] do25
threadVC[t].merge(writeLockVC[x][c][l])26
threadVC[t].merge(readLockVC[x][c][l])27
forall l ∈ locks[t] do lockedWrites[l].add(x, c)28
writeVC[x][c]← eventVC[e]← threadVC[t]29
Algorithm 2: Datarace Causal Order Computation
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Program LOC Th. S.V. H.B. Maximal Races
Bank 1.4k 3 7 83 83 1
StringBuffer 1.4k 3 7 8 11 0
Vector 12.1k 18 49 8801 2723993 1
hedc 39.9k 10 119 246924 12083622 4
tsp 706 4 648 N/A N/A 1
sor 17.7k 4 106 N/A N/A 0
Table 2: Maximal model v.s. happens-before causality
means that the new write depends on the previous write. Therefore, the VC clock for the previous write’s
latest read is used to update the current thread’s VC clock to enforce the write-read atomicity (line 24). The
releases that protected the previous write and its latest read are also considered to ensure the lock atomicity
(lines 25 to 27). The write is then added to the protected write set for every lock held by the current thread
(line 28). Finally, we associate the write event with the thread’s VC and record it in writeVC (line 29).
Proposition 8 After Algorithm 2 processes trace τ , for any two events e1, e2 ∈ Eτ such that thread(e1) 6=
thread(e2), target(e1) = target(e2), and {write}⊆{type(e1), type(e2)}, if eventVC(e1) and eventVC(e1) are
incomparable and locks(e1) ∩ locks(e2)=∅ then τ has a causal datarace on e1 and e2.
5 Preliminary Evaluation
We implemented Algorithms 1 and 2 and evaluated them using several known datarace benchmarks. Pro-
grams were instrumented to log their executions5. Each program was executed only once. For every logged
trace, we first evaluated the effectiveness of the maximal model, by comparing the number of feasible traces
it contains versus the same number for the happens-before causal model. Then we used both the maximal
model and the datarace causal model to detect dataraces. The results are presented in Table 2.
First four columns in the table show the benchmarks, along with their size (lines of code), number of
threads (Th.) created, and number of shared variables (S.V.) detected. Banking [12] contains common
concurrent bug patterns. StringBuffer and Vector are standard library classes of Java 1.4.2. hedc, tsp and
sor are from [33]. hedc implements a meta-crawler for searching multiple Internet archives concurrently.
tsp is a parallelized solution to the traveling salesman problem. sor is a scientific computation application
synchronized by barriers instead of locks.
Fifth and sixth columns show the number of feasible traces causally equivalent to a given execution, using
the happens-before (H.B.) causality and our maximal causality, respectively; the N/A means it did not finish
in 1 hour. We can see that, for simple programs, like Bank and StringBuffer, both causal models produced
similar results since there are few causal dependencies. When the programs are more complex, like Vector
and hedc, the maximal model inferred many more feasible executions than the happens-before causality
from the same observed execution trace, showing that our causality is not only maximal but indeed has the
potential to detect more concurrency errors. However, the results also show that Algorithm 1 may run into
a trace-explosion problem quicker than specialized techniques; even though this is good news wrt coverage
of the analysis, in practice one may need to devise property-specific techniques to effectively analyze the
maximal model, e.g., the datarace causal model.
Last column shows the number of races detected. Every logged execution trace was checked for dataraces
using both the maximal model and the datarace causal model; the former reports a race when an (extended)
interleaving (prefix) exhibiting the race was inferred. All known races in the benchmark programs were
detected by both the maximal model, when applicable, and the datarace causal model, some of which unde-
tectable using the sound happen-before causality [4], but detectable by unsound techniques [24]. Timewise,
5Since program instrumentation and trace logging are not important for this paper, we omit the details.
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race detection using the datarace model was comparable with logging the trace; races in Table 2 were found
in seconds.
6 Conclusion
We presented a novel theory of multithreaded traces, based on axioms of memory consistency. Even though
we followed the sequentially consistent memory model, we believe that the ideas are general enough to
transport to other memory models. A benefit of our approach is that a maximal causal model can be naturally
associated to each trace, capturing and allowing to analyze all the feasible and causally equivalent traces
without re-executing the system. Two analysis algorithms were presented, a heavy-weight model-checking
one for arbitrary properties and a light-weight one for dataraces. Several case studies and experiments show
that our approach is not only theoretically compelling, but also compares favorably in practice with existing
techniques.
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